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Traditional ADC - SAR
• Advantages:
• Simple Design
• As Accurate as DAC 
Circuitry
• Disadvantages:




• No 2 transistors are 
equivalent.
• Latest SPICE models 
include this variation in the 






























































• MOS Implementation Service
• Operated by the University 
of Southern California
• Partners universities with 
fabs
• Free for University Courses




• Subset of final design
• 60 comparators (~ 3,000 
Transistors)
• σvt = 27 mV
• Simulated using:
• 54 Intel Haswell Server Cores
• 40 GB RAM
• Voltage ramp over 2 μs with a 10 
ns clock and 10 ps step.
• VDD = 1V
• Vref = 0.5 V
• 0.4 V < Vramp < 0.6 V
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Vref = 0.5 V
Vin = 0.4 V
Vin = 0.6 V
0 Comparators Fired
60 Comparators Fired
3 σ = 81 mV
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Conclusion
• A new ADC has been proposed taking 
advantage of the world of digitally synthesized 
designs.
• As more transistors fit onto a die - the stochastic 
ADC becomes viable over analog design work
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